Notebookcheck
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 

Intel's next gen Atom CPUs may integrate L3 cache memory

Lakefield chip showcased at CES 2019 (Source: Anandtech)
Lakefield chip showcased at CES 2019 (Source: Anandtech)
The L3 memory integration was recently hinted by a series of 01.org test results checking for L3 cache hits/misses on an upcoming Snow Ridge ULV chip. Snow Ridge and Lakefield are both codenames for next gen Atom CPU families expected to launch in late 2019. These will integrate the new Foveros 3D packaging for hybrid architectures that combine desktop-grade cores with ULV ones.
Bogdan Solca,
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 

The ultra low-voltage Atom family of CPUs from Intel is scheduled to get a substantial upgrade later this year with the release of the Lakefield and Snow Ridge 5G-ready models. Intel already announced that the new Lakefield chips will feature the Foveros hybrid design that combines a desktop-grade Sunny Cove core with four Tremont ULV cores. Intel also recently updated the documentation for the upcoming Atom family, and it looks like there is a fair chance that the upgraded chips will integrate L3 cache memory.

This would be the first time Intel introduces L3 cache to ULV chips. There are not many details on the exact implementation, but the L3 cache is most likely going to be featured by the desktop-grade core part of the hybrid design. The possible L3 cache inclusion was spotted on Intel’s 01.org site that mentions Snow Ridge chips tested for L3 cache hit/misses.

An L3 cache inclusion would certainly provide a performance boost, but it would also mean that the new Atom chips are getting a TDP bump. Of course, this bump has to be minimal in order to keep the voltages as low as possible, so the new Foveros-based 3D packaging has to take this into account. Since the L3 cache could be featured only on the desktop-grade core part, it is yet unclear if Intel will extend the L3 cache to be shared between the desktop-grade and the ULV cores.

L3 cache hit/miss tests for a Snow Ridge chip (Source: 01.org)
L3 cache hit/miss tests for a Snow Ridge chip (Source: 01.org)

Source(s)

static version load dynamic
Loading Comments
Comment on this article
Bogdan Solca
Bogdan Solca - Senior Tech Writer - 1535 articles published on Notebookcheck since 2017
I first stepped into the wondrous IT&C world when I was around seven years old. I was instantly fascinated by computerized graphics, whether they were from games or 3D applications like 3D Max. I'm also an avid reader of science fiction, an astrophysics aficionado, and a crypto geek. I started writing PC-related articles for Softpedia and a few blogs back in 2006. I joined the Notebookcheck team in the summer of 2017 and am currently a senior tech writer mostly covering processor, GPU, and laptop news.
contact me via: Facebook
Please share our article, every link counts!
> Notebook / Laptop Reviews and News > News > News Archive > Newsarchive 2019 07 > Intel's next gen Atom CPUs may integrate L3 cache memory
Bogdan Solca, 2019-07-16 (Update: 2019-07-16)