Notebookcheck
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 

AMD could join ARM and Intel with its own big.LITTLE-esque hybrid CPU design

AMD could be offering hybrid CPUs as well in the near future. (Image Source: Guru3D)
AMD could be offering hybrid CPUs as well in the near future. (Image Source: Guru3D)
A patent describing AMD's approaches to a hybrid ISA solution for low power computing has come to light recently. AMD could be taking a cue from ARM's big.LITTLE approach and Intel's hybrid ISA implementation in Lakefield and the upcoming Alder Lake processors. The patent is reportedly still being tweaked upon, but there is no confirmation that this design would indeed make it to market.
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 

So far, we have seen Intel toy around with the hybrid CPU concept first with Lakefield and now with the upcoming Alder Lake. It looks like AMD could also be working on its own hybrid or heterogeneous processor, according to a recent patent discovered by @Underfox3.

The patent, filed in 2017 and titled "Instruction subset implementation for low power operation", can be accessed from the Free Patents Online site (Source link below). It details a CPU design that includes both high-power and low-power instruction set architectures (ISAs) on the same PCB. The patent offers three ways of achieving a hybrid CPU solution; each way differs in how the shared cache and registers are implemented.

The patent drawings indicate "processor clusters" that have their own independent caches. In the first method, both these clusters interface with a shared cache, which then interacts with the cache controller and subsequently, the RAM. The second method looks at the possibility of using a shared register between both the CPU clusters. The clusters have their own independent L1 caches but can interface with a common L2 cache. The final alternative is similar to the second method but looks at shadow writing the thread state to the cache of the second CPU cluster. This enables the high-power cluster to immediately start executing the thread from the stored shhadow thread state as soon as it receives the go-ahead from the low-power cluster.

The patent seems to suggest that this design is intended for mobile devices, so it may not make it to desktops (if it indeed materializes, that is). This is unlike Intel, which is already developing up to 12 different core configurations for Alder Lake-S that is scheduled to drop some time next year. @Underfox3 notes that the patent is still in the adjustment process, so things can get tweaked down the line.

It is not yet clear when this patent would materialize as a commercial product. It is also too early to speculate on what kind of cores would the high and low performance clusters would feature. Back in May, @KOMACHI_ENSAKA leaked an AMD roadmap, which interestingly mentioned the K12 chip. The K12 was actually an ARMv8 64-bit SoC, whose design was led by Jim Keller back in 2016. Though not explicitly stated, it is very much possible that this particular patent refers to x86_64 CPU clusters. It could be that AMD could have taken some cues from the K12's big.LITTLE design.

AMD hybrid processor design patent - Method 1. (Source: Free Patents Online)
AMD hybrid processor design patent - Method 1. (Source: Free Patents Online)
AMD hybrid processor design patent - Method 2. (Source: Free Patents Online)
AMD hybrid processor design patent - Method 2. (Source: Free Patents Online)
AMD hybrid processor design patent - Method 3. (Source: Free Patents Online)
AMD hybrid processor design patent - Method 3. (Source: Free Patents Online)
 
static version load dynamic
Loading Comments
Comment on this article
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 
Vaidyanathan Subramaniam
Vaidyanathan Subramaniam - Managing Editor - 1358 articles published on Notebookcheck since 2012
Though a cell and molecular biologist by training, I have been drawn towards computers from a very young age ever since I got my first PC in 1998. My passion for technology grew quite exponentially with the times, and it has been an incredible experience from being a much solicited source for tech advice and troubleshooting among family and friends to joining Notebookcheck in 2017 as a professional tech journalist. Now, I am a Lead Editor at Notebookcheck covering news and reviews encompassing a wide gamut of the technology landscape for Indian and global audiences. When I am not hunting for the next big story or taking complex measurements for reviews, you can find me unwinding to a nice read, listening to some soulful music, or trying out a new game.
contact me via: @Geeky_Vaidy
Please share our article, every link counts!
> Notebook / Laptop Reviews and News > News > News Archive > Newsarchive 2020 08 > AMD could join ARM and Intel with its own big.LITTLE-esque hybrid CPU design
Vaidyanathan Subramaniam, 2020-08-14 (Update: 2020-08-14)