Notebookcheck
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 

Leaked slides confirm Tiger Lake-U Gen12 Xe's 2x graphics boost over Ice Lake, a new FIVR implementation, and HW-accelerated 12-bit HEVC/VP9 encode-decode

Intel Tiger Lake-U Gen12 Xe graphics will offer improvements in power delivery and HW-accelerated video encode/decode. (Image Source: Intel)
Intel Tiger Lake-U Gen12 Xe graphics will offer improvements in power delivery and HW-accelerated video encode/decode. (Image Source: Intel)
Leaked slides pertaining to the multimedia capabilities of Tiger Lake-U's Gen 12 Xe GPU confirm the 2x graphics improvement we reported earlier in comparison with Ice Lake-U. The slides confirm previously reported native 12-bit HEVC and VP9 support and also shed light on changes to the power delivery architecture in Tiger Lake from Comet Lake.
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 

Last week, we exclusively reported that Tiger Lake-U's Gen12 Xe graphics would be nearly 2x faster than the Gen11 iGPU in Ice Lake-U. We have also reported earlier that Gen12 Xe would natively support 12-bit HEVC VP9 codecs. Recently, leaker @momomo_us has managed to discover a few slides that confirm these findings. 

According to these slides, Tiger Lake would be available in a 4+2 configuration with four CPU cores and two Gen12 Xe cores in Y and U parts. Tiger Lake-Y will have a nominal TDP of 9 W with 5 W cTDP down and 15 W cTDP up whereas Tiger Lake-U will have a nominal TDP on 28 W with 15 W and 10 W cTDP down. 

Apart from HEVC and VP9, Gen12 Xe will also support native AV1 decode, which includes 10-bit 4:2:0 16K stills and 8-bit 4:2:0 4K and 2K video. 8K60 HEVC with 4:2:0, 4:2:2, and 4:4:4 chroma subsampling modes are also supported. 

The Tiger Lake platform will also support Intel Harrison Peak 2 WLAN, which is hardware ready for Bluetooth 5.1. Intel is also changing the power deliver architecture from Comet Lake-U by using several fully integrated voltage regulators (FIVRs). FIVRs were first introduced with Haswell and offer a way of integrating the VRs on the processor itself instead of taking up space on the motherboard. With Tiger Lake-U, Intel is moving several power gates such as VCCPLL_OC, VCCMPHY, V3.3A_PCH to the SoC. The slide also says Tiger Lake would support LP DDR5 with VDD2 voltages of 1.10 V for LPDDR4x and 1.05V for LPDDR5.

All in all, Tiger Lake-U looks to be quite the architectural improvement that may brighten up Intel's prospects again. However, all we know so far is the purported graphics performance gains over Ryzen 4000 Renoir. AMD will still likely have the lead when it comes to pure CPU performance. 

Tiger Lake-U TDP configurations. (Image Source: @momomo_us on Twitter)
Tiger Lake-U TDP configurations. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU video encode-decode matrix. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU video encode-decode matrix. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU features. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU features. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU video capabilties. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU video capabilties. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU summary. (Image Source: @momomo_us on Twitter)
Tiger Lake-U GPU summary. (Image Source: @momomo_us on Twitter)
Tiger Lake-U Xe display engine. (Image Source: @momomo_us on Twitter)
Tiger Lake-U Xe display engine. (Image Source: @momomo_us on Twitter)
Tiger Lake-U FIVR power delivery architecture changes from Comet Lake- U. (Image Source: @momomo_us on Twitter)
Tiger Lake-U FIVR power delivery architecture changes from Comet Lake- U. (Image Source: @momomo_us on Twitter)
Tiger Lake-U Networking - 1. (Image Source: @momomo_us on Twitter)
Tiger Lake-U Networking - 1. (Image Source: @momomo_us on Twitter)
Tiger Lake-U Networking - 2. (Image Source: @momomo_us on Twitter)
Tiger Lake-U Networking - 2. (Image Source: @momomo_us on Twitter)
Read all 6 comments / answer
static version load dynamic
Loading Comments
Comment on this article
, , , , , ,
search relation.
, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,
 
Vaidyanathan Subramaniam
Vaidyanathan Subramaniam - Managing Editor - 1461 articles published on Notebookcheck since 2012
Though a cell and molecular biologist by training, I have been drawn towards computers from a very young age ever since I got my first PC in 1998. My passion for technology grew quite exponentially with the times, and it has been an incredible experience from being a much solicited source for tech advice and troubleshooting among family and friends to joining Notebookcheck in 2017 as a professional tech journalist. Now, I am a Lead Editor at Notebookcheck covering news and reviews encompassing a wide gamut of the technology landscape for Indian and global audiences. When I am not hunting for the next big story or taking complex measurements for reviews, you can find me unwinding to a nice read, listening to some soulful music, or trying out a new game.
contact me via: @Geeky_Vaidy
Please share our article, every link counts!
> Notebook / Laptop Reviews and News > News > News Archive > Newsarchive 2020 05 > Leaked slides confirm Tiger Lake-U Gen12 Xe's 2x graphics boost over Ice Lake, a new FIVR implementation, and HW-accelerated 12-bit HEVC/VP9 encode-decode
Vaidyanathan Subramaniam, 2020-05-27 (Update: 2020-05-27)